

Exhibit - D

## CMOS Schmitt Trigger—A Uniquely Versatile Design Component

Fairchild Semiconductor  
Application Note 140  
June 1975



### INTRODUCTION

The Schmitt trigger has found many applications in numerous circuits, both analog and digital. The versatility of a TTL Schmitt is hampered by its narrow supply range, limited interface capability, low input impedance and unbalanced output characteristics. The Schmitt trigger could be built from discrete devices to satisfy a particular parameter, but this is a careful and sometimes time-consuming design.

The CMOS Schmitt trigger, which comes six to a package, uses CMOS characteristics to optimize design and advance into areas where TTL could not go. These areas include: interfacing with op amps and transmission lines, which operate from large split supplies, logic level conversion, linear operation, and special designs relying on a CMOS characteristic. The CMOS Schmitt trigger has the following advantages:

- High impedance input ( $10^{12}\Omega$  typical)
- Balanced input and output characteristics
  - Thresholds are typically symmetrical to  $\frac{1}{2} V_{CC}$
  - Outputs source and sink equal currents
  - Outputs drive to supply rails
- Positive and negative-going thresholds show low variation with respect to temperature
- Wide supply range (3V–15V), split supplies possible
- Low power consumption, even during transitions
- High noise immunity,  $0.70 V_{CC}$  typical

Applications demonstrating how each of these characteristics can become a design advantage will be given later in the application note.

### ANALYZING THE CMOS SCHMITT

The input of the Schmitt trigger goes through a standard input protection and is tied to the gates of four stacked devices. The upper two are P-channel and the lower two are

N-channel. Transistors P3 and N3 are operating in the source follower mode and introduce hysteresis by feeding back the output voltage,  $out$ , to two different points in the stack.

When the input is at 0V, transistors P1 and P2 are ON, and N1, N2 and P3 are OFF. Since  $out$  is high, N3 is ON and acting as a source follower, the drain of N1, which is the source of N2, is at  $V_{CC} - V_{TH}$ . If the input voltage is ramped up to one threshold above ground transistor N1 begins to turn ON, N1 and N3 both being ON form a voltage divider network biasing the source of N2 at roughly half the supply. When the input is a threshold above  $\frac{1}{2} V_{CC}$ , N2 begins to turn ON and regenerative switching is about to take over. Any more voltage on the input causes  $out$  to drop. When  $out$  drops, the source of N3 follows its gate, which is  $out$ , the influence of N3 in the voltage divider with N1 rapidly diminishes, bringing  $out$  down further yet. Meanwhile P3 has started to turn ON, its gate being brought low by the rapidly dropping  $out$ . P3 turning ON brings the source of P2 low and turns P2 OFF. With P2 OFF,  $out$  crashes down. The snapping action is due to greater than unity loop gain through the stack caused by positive feedback through the source follower transistors. When the input is brought low again an identical process occurs in the upper portion of the stack and the snapping action takes place when the lower threshold is reached.

$Out$  is fed into the inverter formed by P4 and N4; another inverter built with very small devices, P5 and N5, forms a latch which stabilizes  $out$ . The output is an inverting buffer capable of sinking 360  $\mu A$  or two LPTTL loads.

The typical transfer characteristics are shown in Figure 2, the guaranteed trip point range is shown in Figure 3.

CMOS Schmitt Trigger—A Uniquely Versatile Design Component

AN-140




FIGURE 1. CMOS Schmitt Trigger

**WHAT HYSTERESIS CAN DO FOR YOU**

Hysteresis is the difference in response due to the direction of input change. A noisy signal that traverses the threshold of a comparator can cause multiple transitions at the output, if the response time of the comparator is less than the time between spurious effects. A Schmitt trigger has two thresholds: any spurious effects must be greater than the threshold difference to cause multiple transitions. With a CMOS Schmitt at  $V_{CC} = 10V$  there is typically 3.6V of threshold difference, enough hysteresis to overcome almost any spurious signal on the input.

A comparator is often used to recover information sent down an unbalanced transmission line. The threshold of the comparator is placed at one half the signal amplitude (See Figure 4b). This is done to prevent slicing level distortion. If a  $4\mu s$  wide signal is sent down a transmission line a  $4\mu s$  wide signal should be received or signal distortion occurs. If the comparator has a threshold above half the signal amplitude, then positive pulses sent are shorter and negative pulses are lengthened (See Figure 4c). This is called slicing level distortion. The Schmitt trigger does have a positive offset,  $V_{T+}$ , but it also has a negative offset  $V_{T-}$ . In CMOS these offsets are approximately symmetrical to half the signal level so a  $4\mu s$  wide pulse sent is also recovered (see Figure 4d). The recovered pulse is delayed in time but the length is not changed, so noise immunity is achieved and signal distortion is not introduced because of threshold offsets.




FIGURE 2. Typical CMOS Transfer Characteristics for Three Different Supply Voltages




FIGURE 3. Guaranteed Trip Point Range